

## Extreme Si Thinning Technologies

SKP 2020.10.05



Ultra-thin wafers have various industrial uses such as packaging application (Memory ,TSV, interposers, WLP, LEDs, power device, CMOS Image sensor, MEMS RF Devices, and RF device.

< table of Contents >


1. Table
2. Examples of extreme-wafer thinning implementation by chemical polishing
3. Implementation of extreme thinning chip by new etchant
4. Physical properties of extremely thinned silicone materials
5. Effects of chemical polishing (SSD relief & thinning)
6. Removal of damage layer and improvement of surface condition by chemical polishing
7. Design of the Dip chemical Polishing equipment(Single wafer processing , barrel and dip type)
8. Develop of wafer thinning equipment
9. Wafer thinning method using carrier tool (wafer and ring flame)
10. Thin-film device manufacturing by new etchant
11. New extreme thin chip processing by new concept
12. Comparison of ultra-thinning methods
13. Method of Extreme thin wafer (Current Vs New method)
14. Review and Promotion Direction




THK : 10  $\mu\text{m}$  NAND flash memory wafer




12inch 50  $\mu\text{m}$  Memory wafer thinned down to 15  $\mu\text{m}$



NAND flash memory Transmission of 6  $\mu\text{m}$





Enlarged image



Bulk Silicon is completely removed, leaving only the device layer




Non-contact measuring by ISIS



Thickness measurement result after thinned down 200  $\mu\text{m}$  to 3  $\mu\text{m}$

Layer 1 Statistics	
Mean:	3.712 $\mu\text{m}$
Maximum:	5.23 $\mu\text{m}$
Minimum:	2.86 $\mu\text{m}$
TTV:	2.37 $\mu\text{m}$

# Implementation of extreme thinning chip by new etchant



50 μm wafer ground by DBG



Back side



5\*5mm, 50 μm chips



50 μm chip on protecting tape for thinning



Dip etching




Thickness : 6μm      Thickness : 50 μm

thickness 50 μm Vs 6μm



Measurement  
6μm



thickness : 6 μm transmission




Before thinning: 50μm



After thinning: 6 μm




Bendable chip : 5\*5mm , 6μm




Bendable memory chip  
Thickness : 25  $\mu\text{m}$




Extreme thinned chip  
Thickness : 8  $\mu\text{m}$



Extreme thinned bare Si : 5  $\mu\text{m}$



Bendable Si : 5  $\mu\text{m}$




▲ front side



▲ Back side


Active layer covered with cellulose tape  
Heat shrinks, but thin Si-wafer (10  $\mu\text{m}$ ) does not break





Ground Si : 200  $\mu\text{m}$



Bendable Si : 10  $\mu\text{m}$



Fine ground roughness Vs after chemical polished surface , change to smooth , mirror surface and wheel mark removed



Die strength becomes uniform after chemical etching.

#12,000 grit ground 12 inch DBG Wafer  
use of #4800 dicing saw




✓ Flexibility of Ultra thinned patterned wafer



Grinded wafer : 2,000grit ,  
THK: 200 µm




Mirror surface: damage relief  
and thinning




DBG #2,000 grit surface ground

After Damage Relief surface




Ra : 0.02  
Ry : 0.11



Ra : 0.02  
Ry : 0.10

Ground roughness Vs after thinning roughness



#2,000 fine ground  
Ra : 0.02  
Ry : 0.11

Mirror like C.P  
Ra : 0.02  
Ry : 0.10



IR-4031 C.P  
Ra : 0.11  
Rt : 0.96

Texture etching  
Ra : 0.33  
Rt : 2.43



Textured surface image

We have been developing and will promote the diversification of the etched surface according to the needs of users.



Barrel etcher for ultra thinning or damage relief



Dip-Spin thinning



Ground DBG wafer

Dip etching

Thinned wafer



Method 1 : Dip Spin type method (single wafer processing)

→Continuous production is possible with single wafer processing.

Method 2 : Barrel type method (batch type)

→ It is possible to thinning several wafers at once.

Method 3 : Dip method (equip' design required)

→ Thinning by attaching to a protective tape



Ground wafer

Thinned wafer

- Develop of wafer thinning equipment



8inch proto(dip-spin) Thinning chamber  
Thinner(made in 2008)




12inch proto  
Thinner(made in 2008)



Thinning chamber



8inch proto(Barrel)  
Thinner(made in 2006)



Thinning chamber

We have produced various thinning equipment in the past, and recently, we are developing the most suitable equipment. In particular, the main point of Etchant's improvement is that the surface roughness is improved(mirror-like) and no harmful gas (NOx) is generated during etching.



8inch wafer mass production equipment : 150 $\mu$ m $\rightarrow$ 50 $\mu$ m ,  
16wph (made in 2007)



Thinning chambers



- Wafer thinning method using carrier tool (wafer and ring frame)



Barrel etcher (prototype)



wafer on ring frame



ring frame on barrel module




wafer on ring frame



Wafer supported by ring frame is inserted into rotating barrel



Support wafer(bottom)



Thinned wafer(7.4µm)

Bonding layer(2.3µm)






Barrel with wafers




### → Damage free ultra-thin flexible device film enables pick-up and transfer

This work presents a novel method entitled “device transfer by backside etching (DTBE)” for transferring thin-film devices from Si wafers to a glass or plastic substrate. First, high performance poly-Si thin-film transistors (TFTs) were fabricated on a Si wafer and then adhered to UV tape substrates. The remaining Si was removed delicately using wafer backside grinding and wet chemical etching.


#### ■ thin-film device (Micro-Sensor) Manufacturing Technology






△ Schematic of Super thinning  
By back grinding + wet etching

Problems of Existing DBG Grinding




△ distorted die




△ dust remains

- 1) Chipping of die edge
- 2) Dust remain in the die space
- 3) Die spacing is distorted




→ Distorted chip after grinding



→ NO distorted chip after New chemical etching method



✓ Die chipping



✓ Smooth of die edge


Electronic chips of 10 μm or less can be processed through a wafer chemical polishing process (grinding and wet etching) using a carrier wafer.

In order to obtain an ultra-thin chip, the depth of the trench can be minimized to reduce processing time and side damage, and a chip with a good quality edge can be obtained.


Extreme thinning	ADP-DCE (Plasma)	CMP	Chemical polishing (New Method)
Purpose of the process	damage relief	damage relief	Extreme thinning
Cost of process contributes	<b>high capital cost</b> Plasma processes usually require expensive equipment and etching gases	<b>high material cost</b> Processes use expensive slurries and critical post-cleaning steps	<b>Low capital &amp; material cost</b>
Defects after thinning	amorphous layer about 0.2 $\mu\text{m}$ thick and electrically active defects are created. needle-like hillocks created	high pressure (300-500 $\text{gf}/\text{cm}^2$ ) exerted by the CMP process remains potential defect	Stealth defects are removed Leave only the denuded zone
Removal-Rate [ $\mu\text{m}/\text{min}$ ]	10~20	0.5~1	10~20
Uniformity between wafer (8~12")	< 2% after removing 20 $\mu\text{m}$	10% after removing 20 $\mu\text{m}$ Uneven wafer thickness, at the wafer edge.	<1% after removing 50 $\mu\text{m}$
Possible removal thickness [ $\mu\text{m}$ ]	>10 $\mu\text{m}$ (Impassible uniformity over 10 $\mu\text{m}$ off)	>10 $\mu\text{m}$ (Impassible uniformity over 10 $\mu\text{m}$ off)	>100 $\mu\text{m}$ (Uniformity is maintained even with 100 $\mu\text{m}$ thinning)
Die strength	High (10 $\mu\text{m}$ off max.)	Middle (5 $\mu\text{m}$ off max.)	Very high (>25 $\mu\text{m}$ min.)

Wet chemical Etching method	Spin etcher (Current Method)	Chemical polishing (New Method)
Process parameter	Chemical spin etch	Chemical dipping or barrel etch
Composition & feature of chemicals	HF+HNO <sub>3</sub> +DI + $\alpha$ (H <sub>2</sub> SO <sub>4</sub> / H <sub>3</sub> PO <sub>4</sub> ) very dangerous, Fuming chemical	Fluoride + Oxidizer + $\alpha$ + $\beta$ Do not contains HF & HNO <sub>3</sub> Relatively stable formula, No fuming chemical
Reaction gas generation	NOx gas generation	NOx gas free
Etch-Rate [ $\mu\text{m}/\text{min}$ ]	2~20	2~20
TTV between wafer (8~12")	Less than 2.5 (10 $\mu\text{m}$ off max.)	Less than 2.5 $\mu\text{m}$ (<150 $\mu\text{m}$ off) Less than 1.0 $\mu\text{m}$ (<50 $\mu\text{m}$ off)
Possible removal thickness [ $\mu\text{m}$ ]	>10 $\mu\text{m}$ (Impassible uniformity over 10 $\mu\text{m}$ off)	>100 $\mu\text{m}$ (Uniformity is maintained even with 100 $\mu\text{m}$ etching)
Die strength	High (10 $\mu\text{m}$ off max)	Very high (<50 $\mu\text{m}$ off)

## Current method



## New method



- 1)ADP : Atmospheric Downstream Plasma)  
 2)DCE : Dry Chemical Etching)  
 3)Chemical Polishing : Use of new etchant

<Recommendation of Si Ultra thinning flow 3 step>

- Bonding onto carrier wafer → Coarse grinding & fine grinding (thin down to 50 $\mu$ m ~30  $\mu$ m)
- Chemical polishing (thin down to 20  $\mu$ m~5  $\mu$ m)

Wafer back grinding equipment manufacturer in Japan

DISCO (DBG8761): Coarse grinding(#320grit) → Fine grinding(#2,000grit) → Poly grinding or dry polishing(2 $\mu$ m removal) → CMP (optional)  
 ACCRETECH : PG3000RMS: Polish grinder) OKAMOTO : (GDM300:Backgrinder & Polisher)

Single wafer spin etching equipment companies in the world  
 Ram research , Veeco(SSEC)

## &lt;summary&gt;

1. Extreme thinning of wafer and chip
2. Removing of sub surface damage after grinding
3. Equipment Concept Development
  - 1) Dip-spin concept (single wafer processing)
  - 2) Barrel dip concept (batch type processing)
- \*\* wafer support : carrier wafer or protecting tape and frame
4. Evaluation items for applying new technology
  - ▷ etch rate according to formulation ▷ uniformity (TTV) ▷ surface roughness ▷ die strength ▷ reproducibility
  - ▷ throughput ▷ noxious fume free ▷ metal contamination ▷ penetration to adhesive layer ▷ raw material cost
  - ▷ foot print of equipment ▷ equipment cost ▷ operational cost ▷ variety of method ▷ chemical reusability and recycling

## &lt;Target&gt;

Through the formulation of a new concept of silicon etchant, it replaces existing applied technology and commercializes a new applied method to provide necessary technology and build a business partner, and supply self-developed original technology to domestic and overseas markets.

## &lt;Load map for evaluating the applicability of etchants and equipment to the industry (draft)&gt;

- 1) Obtaining specimens(wafer) for testing
- 2) Preparation of the tools for testing (lab level) and test specimens for the evaluation
- 3) Promotion of joint development in connection with related research institutes and related companies
- 4) Promote application of technology to domestic and foreign companies after completion of technology evaluation and verification